

Amendments to the Specification

Please replace the "Brief Summary of the Invention" section beginning on page 9, line 18 with the following rewritten "Brief Summary of the Invention" section:

A semiconductor integrated circuit device according to a first aspect of the present invention comprises: register circuits which receive data signals, an output timing of each of the register circuits being controlled by a clock signal; a delay adjustment signal output circuit which receives the data signals and outputs delay adjustment signals based on the data signals; delay adjustment circuits which receive outputs of the register circuits and output delay adjusted data signals, a delay time of each of the delay adjustment circuits being adjusted based on the delay adjustment signals; and the driver circuits which receive the delay adjusted data signals, wherein values of the delay adjustment signals change in accordance with ~~data-pattern~~ logical combinations of the data signals.

A semiconductor integrated circuit device according to a second aspect of the present invention comprises: a delay adjustment signal output circuit which receives the data signals and outputs delay adjustment signals based on the data signals; delay adjustment circuits which receive a clock signal and output delay adjusted clock signals, delay times of the delay adjustment circuits being adjusted based on the delay adjustment signals; register circuits which receive the data signals, an output timing of each of the register circuits being controlled by the delay adjusted clock signals; and driver circuits which receive outputs of the register circuits, wherein values of the delay adjustment signals change in accordance with ~~data-pattern~~ logical combinations of the data signals.

A semiconductor integrated circuit device according to a third aspect of the present invention comprises: a first register circuit which receives a first data signal; a second register circuit which receives a second data signal; a delay adjustment signal output circuit which receives the first and second data signals and outputs a delay adjustment signal based on the first and second data signals; a

first delay adjustment circuit which receives an output of the first register circuit and outputs a first delay adjusted data signal, a delay time of the first delay adjustment circuit being adjusted based on the delay adjustment signal; a second delay adjustment circuit which receives an output of the second register circuit and outputs a second delay adjusted data signal, a delay time of the second delay adjustment circuit being adjusted based on the delay adjustment signal; a first driver circuit which receives the first delay adjusted data signal; and a second driver circuit which receives the second delay adjusted data signal, wherein a value of the delay adjustment signal changes in accordance with ~~data-pattern~~ logical combinations of the first and second data signals.

Please replace the Abstract with the following rewritten Abstract:

A semiconductor integrated circuit device includes register circuits which receive data signals, a delay adjustment signal output circuit which receives the data signals and outputs delay adjustment signals based on the data signals, delay adjustment circuits which receive outputs of the register circuits and output delay adjusted data signals, and the driver circuits which receive the delay adjusted data signals. An output timing of each of the register circuits is controlled by a clock signal. A delay time of each of the delay adjustment circuits is adjusted based on the delay adjustment signals. Values of the delay adjustment signals change in accordance with ~~data-pattern~~ logical combinations of the data signals.